A

Attorney Docket No. 112025-0112 UTILITY PATENT APPLICATION First Inventor or Application Identifier Darren Kerr et al. TIGHTLY COUPLED SOFTWARE PROTOCOL DECODE WITH HARDWARE **TRANSMITTAL** (Only for new nonprovisional applications under 37 C F R § 1 53(b) DATA ENCRYPTION Express Mail Label No. EL024419622US w Assistant Commissioner for Patents **APPLICATION ELEMENTS** Box Patent Application See MPEP chapter 600 concerning utility application contents ADDRESS TO: Washington, DC 20231 1. *Fee Transmittal Form (e.g., PTO/SB/17) 6. Microfiche Computer Program (Appendix) 7. Nucleotide and/or Amino Acid Sequence Sequence (Submit an original and a duplicate for fee processing) Submission 2. Specification [Total Pages 28] ((if applicable, all necessary) (preferred arrangement set forth below) Computer Readable Copy a. Paper Copy (Identical to computer () Descriptive title of the Invention Cross References to Related Applications Statement verifying identity of above copie Statement Regarding Fed sponsored R & D **ACCOMPANYING APPLICATION PARTS** Reference to Microfiche Appendix 8. Assignment Papers (cover sheet & document(s)) Background of the Invention 37 C.F.R.§3.73(b) Brief Summary of the Invention Power of Attorney Statement (when there is Brief Description of the Drawings (if filed) an assignee) **Detailed Description** English Translation Document (if applicable) Claim(s) Information Disclosure Abstract of the Disclosure Copies of IDS Citations Statement (IDS)/PTO-1449 Drawing(s) [Total Sheets 8 Preliminary Amendment 4. Oath or Declaration [Total Pages 2 |] Return Receipt Postcard (MPEP 503) Newly executed (original copy) (Should be specifically itemized) Small Entity Copy from a prior application (37 C F R § Statement filed in prior application, 1 63(d)) Statement(s) Status still proper and desired ((PTO/SB/09-12) [Note Box 5 below] DELETION OF INVENTOR(S) Certified Copy of Priority Document(s) Signed statement attached deleting (if foreign priority is claimed) inventor(s) named in the prior application, see 37 C F R §§ 1 63(d)(2) and 1 33(b) 16 Other: 5. Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a NOTE FOR ITEMS 1 & 14: IN ORDER TO BE ENTITLED TO copy of the oath or declaration is supplied under Box 4b, is PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS considered to be part of the disclosure of the REQUIRED (37 C. F. R. §1.27), EXCEPT IF ONE FILED IN A accompanying application and is hereby incorporated by PRIOR APPLICATION IS RELIED UPON (37 C. F. R § 1.28). reference therein 17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment. Continuation Divisional Continuation-in-part (CIP) of prior application No .: Prior application Information: Examiner Group/Art Unit: 18. CORRESPONDENCE ADDRESS Customer Number or Bar Code or Correspondence address below Label (Insert Customer No. or Attach bar code label here) Charles J. Barbas Name Cesari and McKenna Address 30 Rowes Wharf City Boston State MA Zip Code 02110 Country (617) 951-2500 U. S. A. Telephone (617) 951-3927 Fax

Name (Print/Type)	Charles J. Barbas	Registration No. (Attorney/Agent)	32,959
Signature	(Hailen Karler)	Date December 1	8, 1998

FEE TRANSMITTAL Complete If Known Application Number Not Yet Assigned Patent fees are subject to annual revision on October 1. Filing Date December 18, 1998 These are the fees effective October 1, 1997. Small Entity payments <u>must</u> be supported by a small entity statement, First Named Inventor Darren Kerr et al. otherwise large entity fees must be paid. See Forms PTO/SB/09-12. Examiner Name Not Yet Assigned See 37 C.F.R. §§ 1.27 and 1.28. Group / Art Unit Not Yet Assigned

800

Attorney Docket No.

112025-0112

(\$)

TOTAL AMOUNT OF PAYMENT

HOD OF PAYMENT (check one) 1. The Commissioner is hereby authorized to charge indicated fees and credit any over payments to: Deposit Account Number Deposit Account Name Cesari and McRenna, LLP 105 130 205 65 Fee Surcharge - late filing fee or oath Name 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 139 130 139 130 Non-English Specification 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 139 130 139 130 Non-English Specification 139 130 139 130 139 130 Non-English Specification 130 Examiner action 130 139 130 139 130 139 130 139 130 139 130 139 130 Non-English Specification 130 139 130 139 130 139 130 139 130 130 139 130 130 139 130 139 130 139 130 139 130 139 130 139 130 139 130 139 130 139 130 139 130 139 130
Page Paid
Paid Account Number Account
Number Deposit Account Name Cesari and McKenna, LLP Name Charge Any Additional Fee Str. 8§1 16 at the Mailing of the Notice of Allowance Check
Account Name Clear and McKenna, LLP 105 130 205 65 Fee Surcharge - late filing fee or oath 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 139 130 139 130 130 Non-English Specification 147 2,520 147
Name Charge Any Additional Fee Charge the Issue Fee Set in Sequired Under 37 C F.R §§1 18 at the Maling of the Notice of Allowance 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 139 130 139 130 Non-English Specification 147 2,520
Charge Any Additional Fee Set in 37 C F.R. §§§§§§§§§§§§§§§§§§§§§§§§§§§§§§§§§§
Sequence Under 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 37 C F.R. §§1 18 at the Mailing of 147 2,520 147 2,520 14
2. Payment Enclosed:
Check
FEE CALCULATION 1. BASIC FILING FEE Large Entity Small Entity Fee Fee Fee Fee Fee Fee Fee Pee Fee Fee
1. BASIC FILING FEE Large Entity Small Entity Fee Fee Fee Fee Fee Fee Fee Fee Pee Fee Pee Fee Pee Fee F
Large Entity Small Entity Fee Fee Fee Fee Fee Fee Fee Fee Paid Code (\$) Code (\$) 115 110 215 55 Extension for reply within first month 116 400 216 200 Extension for reply within second month 117 950 217 475 Extension for reply within third month 118 1,510 218 755 Extension for reply within fourth month 118 1,510 218 755 Extension for reply within fourth month 118 1,510 218 755 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 119 310 219 155 Notice of Appeal 110 210 310 220 155 Filing a brief in support of an appeal 120 310 220 155 Filing a brief in support of an appeal 138 1,510 138 1,510 138 1,510 Petition to institute a public use proceeding 138 1,510 138 1,510 Petition to revive - unavoidable EXTRA CLAIM FEES Examiner action 115 110 215 55 Extension for reply within first month 116 400 216 200 Extension for reply within second month 117 950 217 475 Extension for reply within first month 118 1,510 218 755 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extension for reply within first month 128 2,060 128 1,030 Extensio
Fee
Fee Fee Fee Fee Fee Fee Fee Paid 116 400 216 200 Extension for reply within second month 117 950 217 475 Extension for reply within third month 118 1,510 218 755 Extension for reply within fourth month 118 1,510 218 755 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within third month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within third month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within four
117 950 217 475 Extension for reply within third month 118 1,510 218 755 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 129 120 120
101 790 201 395 Utility filing fee 760 106 330 206 165 Design filing fee 107 540 207 270 Plant filing fee 118 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fourth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for reply within fifth month 128 2,060 128 1,030 Extension for re
106 330 206 165 Design filing fee
107 540 207 270 Plant filing fee 119 310 219 155 Notice of Appeal 120 310 220 155 Filing a brief in support of an appeal 121 270 221 135 Request for oral hearing 138 1,510 138 1,510 Petition to institute a public use proceeding 140 110 240 55 Petition to revive - unavoidable 141 1,320 241 660 Petition to revive - unintentional 142 1,320 242 660 Utility Issue fee (or reissue)
114 150 214 75 Provisional filing fee SUBTOTAL (1) (\$) 760 2. EXTRA CLAIM FEES Extra Fee from 121 270 221 135 Request for oral hearing 138 1,510 138 1,510 Petition to institute a public use proceeding 140 110 240 55 Petition to revive - unavoidable 141 1,320 241 660 Petition to revive - unintentional 142 1,320 242 660 Utility Issue fee (or reissue)
114 150 214 75 Provisional filing fee SUBTOTAL (1) (\$) 760 121 270 221 135 Request for oral hearing 138 1,510 138 1,510 Petition to institute a public use proceeding 140 110 240 55 Petition to revive - unavoidable 141 1,320 241 660 Petition to revive - unintentional 142 1,320 242 660 Utility Issue fee (or reissue)
SUBTOTAL (1) (\$) 760 138 1,510 138 1,510 Petition to institute a public use proceeding 140 110 240 55 Petition to revive - unavoidable 2. EXTRA CLAIM FEES Extra Fee from 138 1,510 138 1,510 Petition to revive - unavoidable 141 1,320 241 660 Petition to revive - unintentional 142 1,320 242 660 Utility Issue fee (or reissue)
2. EXTRA CLAIM FEES 141 1,320 241 660 Petition to revive - unintentional Extra Fee from 142 1,320 242 660 Utility Issue fee (or reissue)
Extra Fee from 142 1,320 242 660 Utility Issue fee (or reissue)
Claima balance Francisco de la companya del companya de la companya de la companya del companya de la companya
Claims below Fee Paid 143 450 243 225 Design Issue fee
Total Claims 20 - 20** = 0 × 18 = 0 144 670 244 335 Plant Issue fee
Independent 3 - 3** = 0 × 78 = 0 122 130 122 130 Petitions to the Commissioner
Multiple Dependent = 0 123 50 123 50 Petitions related to provisional applications
**or number previously paid, if greater, For Reissues, see below 126 240 126 240 Submission of Information Disclosure Stmt
Large Entity Small Entity 581 40 581 40 Recording each patent assignment per 40
Fee Fee Fee Fee Description property (times number of properties)
103 22 203 11 Claims in excess of 20 146 790 246 395 Filing a submission after final rejection
102 82 202 41 Independent claims in excess of 3 (37 CFR 1.129(a))
104 270 204 135 Multiple dependent claim, if not paid 149 790 249 395 For each additional invention to be
109 82 209 41 **Reissue independent claims over examined (37 CFR 1.129(b)) Other (specify)
original patent Other (specify) 110 22 210 11 **Reissue claims in excess of 20 Other fee (specify)
and over original netent
SUBTOTAL (2) (\$) . 0
*Reduced by Basic Filing Fee Paid

/ SUBMITTED BY				Complete (if applicable)	
Typed or Printed Name	Charles J. Barbas			Reg. Number	32,959
Signature	Chilos Herber	Date	December 18,	Deposit Account User ID	

UNITED STATES PATENT APPLICATION

of

Darren Kerr

and

John Marshall

for a

TIGHTLY COUPLED SOFTWARE PROTOCOL DECODE WITH HARDWARE DATA ENCRYPTION

10

15

20

BACKGROUND OF THE INVENTION

The invention relates generally to data encryption and, more specifically, to a technique for constructing high-performance network systems that have data encryption capabilities.

BACKGROUND OF THE INVENTION

Computer architecture generally defines the functional operation, including the flow of information and control, among individual hardware units of a computer. One such hardware unit is the processor or *processing engine* which contains arithmetic and logic processing circuits organized as a set of data paths. In some implementations, the data path circuits may be configured as a processor having internal registers for use with operations that are defined by a set of instructions. The instructions are typically stored in an instruction memory and specify a set of hardware functions that are available on the processor. When implementing these functions, the CPU generally processes "transient" data residing in a data memory in accordance with the instructions.

A high-performance processing engine configured for use in, e.g., an intermediate network station such as a router or switch may be realized by using a number of identical processors to perform certain tasks in parallel. For a purely parallel multiprocessor architecture, each processor may have shared or private access to non-transient data (such as "table" data contained in forwarding and routing tables, statistics, access filters and/or queuing information) stored in an external memory coupled to the processor. Another type of non-transient data stored in the external memory may be encryption key data used for encryption of the transient (e.g., message) data processed by the switch within a data communcations network.

15

20

25

Data encryption is critical in the context of data communications networks because of the security required for reliable data communications between applications executing on stations of the network. There are many mechanisms that provide security for messages transported over a data communications network, such as the Internet. Industry standards describe protocol conventions used when exchanging encrypted information. For example, RFC 1827 describes multiple modes (e.g., tunnel mode and transport mode) for exchanging data. In order to support such conventions, efficient protocol and data encryption processing solutions are needed for these stations, including network switches.

Software-based applications executing on a general-purpose processor of a switch provide a data encryption processing solution that is dependent upon protocol decode of messges by the processor. However, conventional encryption algorithms, such as the data encryption standard (DES), execute slowly on a general-purpose processor. Hardware-based encryption modules are available that interface with the processor, but that still require software-based protocol decode support. The resulting interface between software executing on the processor and the hardware encryption module substantially reduces the overall performance of the switch. Performance is adversely affected primarily because of the memory and input/output (I/O) bandwidth consumed by the encryption module when interacting with components of the switch; in addition, the overhead required to pass encryption keys and data to and from the module, e.g., over a bus contributes to the reduction in performance.

Fig. 1 is a schematic block diagram of a conventional switch 100 configured with conventional data encryption/decryption capabilites. The switch comprises a plurality of components including a central processing unit (CPU) 110, a memory 120, a network adapter 130 and an external interface (I/F) circuit 140 interconnected via a system bus 150. The network adapter 130 provides a connection to network media that enables transmission and reception of data messages (hereinafter "packets") that require data encryption/decryption. For example, a packet received from the network media is accumulated by the adapter, which then performs a direct memory access (DMA) operation over the system bus 150 to store the packet in an allocated buffer of the memory 120. Thereaf-

10

15

20

25

ter, the CPU processes the packet to determine whether it needs encryption or decryption. An encryption/decryption (hereinafter "DES") module 160 is directly coupled to the external interface circuit 140 to provide the data encryption/decryption capabilites of the switch.

Since different protocols define different ways of encoding packets (see RFC 1827), hardware implementation of data encryption/decryption is generally complex and inefficient. That is, the overall encryption/decryption function provided by the DES hardware module 160 introduces significant latency as a result of the software-hardware interface of the switch 100. For example prior to actual encryption/decryption operations, software executing on the CPU 110 must identify the portion of the packet (i.e., the proper header) to decode in order to determine the appropriate protocol and encryption algorithm. If tunneling has occurred on the packet, such *protocol decoding* may not start at the beginning of the packet, thus requiring the CPU to parse the packet to retrieve the proper header (e.g., an IP header) and data ("payload") needing encryption/decryption. Software protocol processing may therefore contribute to the latency associated with the encryption/decryption function.

Specifically, decode processing of the IP header identifies the appropriate encryption keys 122 stored in memory 120 that are needed for encryption/decryption operations in accordance with RFC 1827. The keys are organized as data structures, such as tables 125, in the memory and generally stored as 64-bit fields within the tables. A common type of encryption operation is a "triple DES" operation that typically uses three keys. To perform such encryption, either the CPU moves the key data from memory 120 over the system bus 150 to the interface circuit 140 which then communicates with the DES module 160 or, alternatively, the interface circuitry 140 moves the data to the DES module 160 as part of a DMA operation.

Notably, the data moved to the DES module includes the payload ("cleartext" or "ciphertext"), the keys and, possibly, a previous session state. As for the latter, the states of different encryption modes/packets are saved at the DES module when multiplexing

15

20

25

various packets over the system bus in an attempt to achieve "wire speed" encryption/decryption, which is typically performed 64 bits at a time. Generally, the keys are loaded only once per packet at the DES module, wherein loading of the packet may require many 64-bit data transfers. When multiplexing packets over the bus, however, constant reloading of the keys may be required. Thus, a total of at least four 64-bit system bus transfers (three keys and one data) is required to load the DES module in order to perform one triple DES operation. Because of the previous protocol decode, the cleartext/ciphertext data transfer may cause a non-aligned access which must be subsequently aligned, thereby creating additional latency as well as consuming a significant amount of the bus bandwidth. Significant latency is also contributed when traversing the external interface 140 to the bus.

Processing latency is further introduced by coding constructs necessary to load the DES hardware module 160 with the required information and thereafter retrieve the results upon completion of the encrypted/decrypted operations. As for the latter, software executing on the CPU 110 is notified of hardware completion either by polling the hardware module or by interrupting the CPU. Since polling requests issued by the CPU are translated to bus read operations, polling consumes additional bus bandwidth, whereas interrupts may actually improve bus efficiency. However, an interrupt initiated by the hardware module causes the state of the processor to change while the interrupt is serviced; in this case, latency of the interrupt service routine is added to the overall latency.

Once encryption/decryption operations have completed at the DES module, the ciphertext/cleartext (and session state) are returned to the memory 120, where the data is staged prior to transmission through the adapter 130 over the network. Typically, the ciphertext/cleartext is staged in memory until an entire frame descriptor block is constructed for transmission as a frame/packet over the network.

It is apparent that data encryption/decryption by the hardware module arrangement described above entails substantial data movement over the system bus of the switch, thereby causing a "bottleneck" on the bus that adversely affects the performance

10

15

20

25

of the switch. The present invention is directed towards reducing the amount of data movement and resulting latency in an intermediate station such as a switch when performing data encryption/decryption functions.

SUMMARY OF THE INVENTION

The invention relates to an encryption mechanism that tightly-couples hardware data encryption functions with software-based protocol decode processing within a pipelined processor of a programmable processing engine. Tight-coupling is achieved by a micro-architecture of the pipelined processor that allows encryption functions to be accessed as a novel encryption execution unit of the processor. As described herein, such coupling substantially reduces the latency associated with conventional hardware/software interfaces.

Specifically, the mechanism comprises, in part, an integrated software and hard-ware interface that enables the encryption execution unit to efficiently cooperate with other resources of the processor. An instruction decoder of the processor issues instructions, including native encryption opcodes, directly to the encryption execution unit to thereby substantially reduce encryption setup latency. These native encryption opcodes are provided within the processor's instruction set and constitute the software portion of the interface that enables selective access to the encryption execution unit.

In the illustrative embodiment, the processor is embodied as customized micro-controller core having a multi-stage pipeline architecture that includes, *inter alia*, an execution stage of arithmetric logic units. The novel encryption execution unit is preferably a specialized encryption *tightly coupled state machine* (TCSM) unit that is selectively invoked within the execution stage. In response to decode processing of the native opcodes, the encryption TCSM unit is invoked to perform encryption/decryption functions that utilize the hardware interface of the processor to access the processor's resources, including a plurality of high-performance internal busses that faciliate overlapping of operations. For instance, the encryption TCSM unit can simultaneously load an encryption

10

15

20

25

key while storing a previous encryption result. Overlapping of operations improves encryption throughput by further reducing latency typically associated with a conventional encryption hardware module attached to a processor's external bus.

Advantageously, the inventive mechanism provides speed-up enhancements for the entire data encryption/decryption function. That is, the encryption mechanism eliminates at least two complete local bus transfers wherein each transfer comprises four 64-bit transfers along with latencies associated with traversing the external interface circuitry. Use of the specialized encryption TCSM unit obviates the physical limitation associated with pin counts of a hardware module coupled to the bus. The inventive mechanism substantially increases throughput of the memory subsystem by eliminating the shared memory bandwidth capability of the external interface between the system bus and a conventional DES module. Moreover, CPU notification of data encryption/decryption completion (interrupt-driven or polling) is eliminated by the invention, thereby reducing latencies and bandwidth associated with such notification.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and further advantages of the invention may be better understood by referring to the following description in conjunction with the accompanying drawings in which like reference numbers indicate identical or functionally similar elements:

Fig. 1 is a schematic block diagram of an intermediate station, such as a switch, configured with conventional data encryption/decryption capabilites;

Fig. 2 is a block diagram of a computer network comprising a collection of interconnected communication media and subnetworks attached to a plurality of stations;

Fig. 3 is a schematic block diagram of an intermediate station, such as a network switch, that may be advantageously used with the present invention;

Fig. 4 is a schematic block diagram of a programmable arrayed processing engine having a plurality of processor complex (PE) elements;

Fig. 5 is a schematic block diagram of a PE element comprising a microcontroller processor (TMC) core for use with the present invention;

10

15

20

25

Fig. 6 is a schematic diagram of a TMC instruction that may be advantageously used with the present invention;

Fig. 7 is a schematic diagram of the TMC core which preferably embodies a multi-stage pipeline design comprising an execution stage of tightly coupled state machine (TCSM) units;

Fig. 8 is a schematic diagram of a novel encryption TCSM unit comprising a DES functional component and a sub-key functional component in accordance with the present invention;

Fig. 9 is an example of an illustrative program code segment of instructions, including novel native encryption opcodes, in accordance with the invention; and

Fig. 10 is a schematic diagram of TMC internal register space that may be accessed through the use of an internal access register.

DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENT

Fig. 2 is a block diagram of a computer network 200 comprising a collection of interconnected communication media and subnetworks attached to a plurality of stations. The stations are typically computers comprising end stations 202, 212 and intermediate station 300. The intermediate station 300 may be a router or a network switch, whereas the end stations 202, 212 may include personal computers or workstations. The subnetworks generally comprise local area networks (LANs) 210 and 220, although the invention may work advantageously with other communication media configurations such as point-to-point network links. Communication among the stations of the network is typically effected by exchanging discrete data packets or frames between the communicating nodes according to a predefined protocol. For the illustrative embodiment described herein, the predefined protocol is the Internet protocol (IP), although the invention could be implemented with other protocols, such as the Internet Packet Exchange protocol, AppleTalk protocol or DECNet protocol.

Fig. 3 is a schematic block diagram of intermediate station 300 which, in the illustrative embodiment, is preferably a network switch. The switch generally performs layer

15

20

25

2 processing functions, such as "cut-through" operations wherein an entire frame does not have to be stored before transfer to a destination; in addition, switch 300 may implement layer 3 forwarding operations. It should be noted, however, that the intermediate station may also be configured as a router to perform layer 3 route processing. A feature of the processor architecture described herein is the ability to program the station for execution of either layer 2 and layer 3 operations. To that end, operation of the switch will be described with respect to data encryption of packets, although the switch may be programmed for other applications, such as IP switching of frames/packets.

The switch 300 comprises a plurality of interconnected components including an arrayed processing engine 400, various memories, queueing logic 310 and network port interface cards 340. Operations of these components are preferably synchronously controlled by a clock module 370 although the arrayed elements of the processing engine may be operatively configured to function asynchronously. In the illustrative embodiment, the clock module 370 generates clock signals at a frequency of 200 megahertz (i.e., 5 nanosecond clock cycles) and globally distributes them via clock lines to the components of the switch.

The memories generally comprise random access memory (RAM) storage locations addressable by the processing engine and logic for storing software programs and data structures accessed by the components. An operating system, portions of which are typically resident in memory and executed by the engine, functionally organizes the switch by, *inter alia*, invoking network operations in support of software processes executing on the switch. It will be apparent to those skilled in the art that other memory means, including various computer readable media, may be used for storing and executing program instructions pertaining to the encryption operation of the switch.

The arrayed processing engine 400 is coupled to a memory partitioned into a plurality of external memory (Ext Mem) resources 380. A buffer and queuing unit (BQU) 310 is connected to a packet memory 320 for storing packets and a queue memory 330 for storing network layer headers of the packets on data structures, such as linked lists,

15

20

25

organized as queues 335. The BQU 310 further comprises data interface circuitry for interconnecting the processing engine with a plurality of line cards 340 via a selector circuit 350 having an arbiter 355. The line cards 340 may comprise, e.g., OC12, OC48 and Fast Ethernet (FE) ports, each of which includes conventional interface circuitry that incorporates the signal, electrical and mechanical characteristics, and interchange circuits, needed to interface with the physical media and protocols running over that media. A typical configuration of the switch may include many input/output channels on these interfaces, each of which is associated with at least one queue 335 in the queue memory 330. The processing engine 400 generally functions as a switching processor that modifies packets and/or headers in sequence as the BQU 310 implements queuing operations.

A routing processor (RP) 360 executes conventional routing protocols for communication directly with the processing engine 400. The routing protocols generally comprise topological information exchanges between intermediate stations to determine optimal paths through the network based on, e.g., destination IP addresses. These protocols provide information used by the RP 360 to create and maintain routing tables. The tables are loaded into the external partitioned memories 380 as forwarding information base (FIB) tables used by the processing engine to perform forwarding operations. When processing a header in accordance with IP switching, the engine 400 determines where to send the packet by indexing into the FIB using an IP address of the header. Execution of the forwarding operations results in destination media access control (MAC) addresses of the headers being rewritten by the processing engine to identify output ports for the packets.

Fig. 4 is schematic block diagram of a programmable processing engine 400 that may be advantageously used with the present invention. The processing engine comprises a plurality of processing elements (PE) 500 symmetrically arrayed into multiple rows and columns; in the illustrative embodiment, the PEs are arrayed as six (6) rows and six (6) columns in a 6 x 6 arrayed configuration that is embedded between an input header buffer (IHB) 460 and an output header buffer (OHB) 470. Note that other con-

10

15

20

25

figurations, such as a 4 x 4 arrayed configuration, may be used in advantageously used with the present invention.

A 64-bit feedback path 450 couples the OHB 470 to the IHB 460 and provides a data path for recycling data through the PE stages of the processing engine. The PEs of each row are configured as stages connected in series by a 100 MHz 64-bit direct memory access (DMA) data path 440 that synchronously transfers data and control "context" from one PE to the next. Specifically, the processing elements of each row are configured as stages of a pipeline that sequentially execute operations on the transient data loaded by the IHB 460, whereas the processing elements of each column operate in parallel to perform substantially the same operation on the transient data, but with a shifted phase. An example of an arrayed processing engine and network switch suitable for use with the present invention is described in copending and commonly-owned US Patent Application Serial No. (112025-77) titled *Programmable Arrayed Processing Engine Architecture for a Network Switch*, which application is hereby incorporated by reference as though fully set forth herein.

Fig. 5 is a schematic block diagram of a PE 500. The PE is a processor complex comprising a processor 700 coupled to an instruction memory (IRAM) 520 and a memory manager (MM) circuit 530. The IRAM 520 stores instructions for execution by the processor 700, which is preferably a customized microcontroller (TMC) core having a dense structure which enables implementation of similar cores on an application specific integrated circuit. It will be apparent to those skilled in the art, however, that other processor cores may be advantageously used with the processor complex architecture described herein. The TMC core 700 is preferably a pipelined processor that includes a plurality of arithmetic logic units (ALUs), a register file 515 having a plurality of 32-bit internal registers and an instruction fetch and decode unit organized as a set of data paths. The internal registers generally store intermediate result information processed by the ALUs, whereas the instruction fetch and decode unit decodes instructions fetched from the IRAM. The intermediate results are passed among PE stages 500 of the engine 400

10

15

20

25

over a consistent data path channel 532 provided by the MM 530. The TMC also supports fast task context switching to enable software pipelining across multiple cores.

A 64-bit local bus 525 (comprising a read bus portion 524 and a write bus portion 526) interconnects the TMC core with a context memory 540, a local memory 550 and a level zero (L0) cache 560. The local bus 525 can sustain one 64-bit read operation and one 64-bit write operation per cycle for data aligned on a 4-byte boundary. The maximum sustainable rate for non-aligned data accesses is one 32-bit read operation and one 32-bit write operation per clock cycle. The TMC core may directly access locations in the context memory 540 and the local memory 550 using an operand address associated with an instruction. Notably, the context memory 540 and the local memory 550 support zero wait state non-aligned accesses; accordingly, there is generally no performance difference when accessing data in those memories or the internal registers of the TMC core.

Context memory 540 stores transient "context" data (e.g., packet/frame data) flowing through the PE 500 that is unique to a specific process, whereas the local memory 550 is generally configured to store, *inter alia*, pointers that reference data structures and tables stored in external memory 380 for use by the TMC core 700. As described further herein, however, the local memory 550 stores keys associated with data encryption/decryption operations directed to IP packet header and payload processing. Management of the context sensitive memory is provided by the MM 530, which comprises data path and control logic for cooperating with the context memory 540 to efficiently pass data among the PE stages of the processing engine. The L0 cache 560 may be a fully associative, multiport data cache that services external memory 380 and a shared column memory (not shown); notably, the L0 cache provides various caching and buffering functions for those memories, and may further issue specific memory primitives to the appropriate memory controller of either the external or internal shared memory to thereby increase the overall bandwidth and efficiency of the TMC 700.

The TMC architecture incorporates a superscalar design capable of executing more than one instruction per cycle through the use of multiple execution units perform-

15

20

25

ing multiple scalar operations in parallel. The execution units are a main execution unit (M-unit) and a secondary execution unit (S-unit). The M-unit includes specialized *tightly coupled state machine* (TCSM) units, each of which may be selectively invoked ("plugged in") within the data paths of the processor. Differences between the two execution units are that the S-unit does not accommodate these TCSM units and does not directly address memory. Parallel operation of execution units increases the processing performance of the switch while also decreasing the number of data transfers over the local bus. For such a superscalar design, an instruction decoder determines whether an execution unit is ready for operation. The TMC architecture utilizes a wide instruction that explicitly schedules operation of the execution units.

In the illustrative embodiment, the TMC core 700 uses a 64-bit instruction word to operate on multiple 32-bit data values. Logical operations are performed on indirect memory operands to improve the overall density of the instruction code by merging arithmetic instructions with load/store instructions into one instruction. Broadly stated, multiple opcodes of differing widths can be encoded in a fixed length instruction word. Each instruction word contains two major opcodes and up to three minor opcodes (microops) that execute in parallel. Instruction level parallelism is scheduled by software as opposed to hardware, thereby eliminating the need for hardware-based schedulers while enabling completion of multiple instructions per cycle. An instruction set architecture provides micro-opcodes to initiate memory prefetches without requiring a dedicated instruction.

Each instruction generally includes two primary opcodes, one of which is directed to the M-unit (e.g., MOR) and the other which is directed to the S-unit (e.g., SOR). As noted, each opcode executes concurrently on its respective unit and in parallel with the other. Fig. 6 is a schematic diagram of a TMC instruction 600 comprising a 32-bit A part 602 containing an opcode directed to the M-unit, a 22-bit B part 604 containing an opcode issued to the S-unit (or branch unit), and a 10-bit C part 606 comprising three micro-opcode fields, the latter of which is used for execution of the DES function as described further herein.

15

20

25

Fig. 7 is a schematic diagram of the TMC core 700 which preferably embodies a multi-stage pipeline data path organization comprising (i) an instruction fetch (IF) stage 710; (ii) an instruction decode (ID) stage 720; (iii) an execution (EX) stage 730; and (iv) a memory write-back (MW) stage 740. A plurality of interstage registers ISR1A 722 and ISR1B 724 are used with the ID stage, while an ALU 732 and a TCSM 734 are used in the EX stage. According to the TMC micro-architecture, memory operands are stored in ISR1B and provided to the B sides of the ALU and TCSM, whereas intermediate operands are stored in ISR1A and provided to the A sides of those logic units. Another interstage register ISR2 744 is provided at the MW stage for data that is destined for the local bus 525; for instructions that specify the internal register file as the destination of the data, the write-back actually occurs during the EX stage.

Functionally, the IF stage accomodates accesses to the IRAM to acquire instructions. The ID stage fetches information (such as source operands) from memory over the local bus 525 or from the internal register file 515 for temporary storage in ISR1B; the fetched information flows through the EX stage of TMC execution units to ISR2, where the MW stage transfers the information from ISR2 to either the L0 cache/tag buffer 560, the context memory 540 or to the local memory 550. Within this context, the invention is directed, in part, to the EX stage and the use of a specialized TCSM execution unit.

The invention extends the function of a typical TMC execution unit (such as an ALU) to provide protocol specific functions to effectively "speed-up" state machine operations that typically take a long time to execute using the ALU. The TMC architecture is generally configured for IP routing and, as described herein, encryption processing; therefore protocol processing in the context of the present invention comprises processing of protocols contained in, e.g., an IP header, to determine the appropriate encryption algorithm. Although protocol processing is separate from data encryption, both functions utilize the similar execution unit circuitry and, thus, the invention further relates to merging of these functions within the TMC core.

15

20

25

Specifically, the invention relates to an encryption mechanism that tightly-couples hardware data encryption functions with software-based protocol decode processing within the TMC processor core 700. Tight-coupling is achieved by the TMC micro-architecture which allows encryption functions to be accessed as a novel *encryption TCSM unit* of the TMC. Such coupling substantially reduces the latency associated with conventional hardware/software interfaces. Additional mechanisms, such as branch instructions, enable the software executing on the processor to receive encryption status information (i.e., completion status) in an efficient manner.

Increased processing performance is realized by, *inter alia*, a reduction in latency and bandwidth consumption when migrating between protocol decode (which is a precursor to encryption) and encryption operations. For example, once the TMC processor finishes protocol decoding, or at least proceeds far enough to realize encryption/decryption is required, it can immediately start a DMA operation to fetch the initial keys needed for encryption/decryption. Upon fetching the keys, the required data is localized within the processor, which obviates the need for data transfers over the local bus and across external interface boundaries.

In the illustrative embodiment, the novel TCSM unit executes a conventional DES encryption/decryption algorithm as defined by *National Bureau of Standards Data Encryption Standard*, Federal Information Processing Standards Publication 46-1, January 22, 1988; however, it should be noted that other data encryption algorithms, such as public key encryption algorithms, may be used in accordance with the principles discussed herein. Broadly stated, encryption of data according to the DES algorithm entails the following steps:

1. <u>Sub-key generation</u>. DES is an iterative algorithm that executes a plurality of "rounds" (e.g., 16) for a single DES operation, wherein each round requires a new sub-key. Each sub-key is 48 bits in length and is derived from an initial key that is generally stored as a 64-bit field despite typically having a length of 56 bits. From a software protocol perspective, the sub-key generation stage may be embodied as a state machine and,

15

20

25

as described herein, sub-key generation is performed on demand by a state machine of the encryption TCSM unit in response to a single read operation over the local bus that fetches the initial key from local memory. A conventional software solution requires 15 additional bus (fetch) operations to local memory; in accordance with the invention, however, these additional bus operations are eliminated by the use of the novel pipelined processor mechanism. The elimination of bus operations translates into a marked "speedup" improvement over the software solution, thus providing a significant motivation for the invention.

- 2. <u>Initial Permutation</u>. This step permutes the order of "cleartext" packet data bits to an initialized arrangement for the first DES round by essentially "criss-crossing" the bit ordering of the cleartext data stream. This step occurs once for each DES round (i.e., once for each 64-bit block of encryption).
- 3-5. Expansion Permutation, S-box Permutation and P-box Permutation. These steps are iterated 16 times according to the conventional standard.
- 6. <u>Final Permutation</u>. This step results in the production of encrypted "ciphertext". Note that Steps 1-6, including the iterated Steps 3-5, comprise a single DES encryption procedure; in the case of triple DES encryption, this procedure is repeated two additional times.

According to the invention, the encryption TCSM unit is plugged into the EX stage 730 of the M-unit pipeline by "tapping off" a 64-bit data bus 725 at the output of ISR1B 724. Fig. 8 is a schematic diagram of the novel encryption TCSM unit 800 that comprises two primary functional components: (i) a DES function 810 that includes state machine hardware used to execute each round of the DES function and (ii) a sub-key state machine function 820 that generates the sub-keys as needed for each round of the DES function without delaying the DES round calculation. These functional components cooperate with the TMC resources to provide an encryption mechanism that enables software executing on the processor 700 to efficiently initiate the DES function performed by the TCSM unit.

15

20

25

The encryption mechanism comprises, in part, an integrated software and hardware interface that enables the encryption TCSM unit 800 to cooperate with other data path resources of the TMC processor 700. In response to decode processing of the native opcodes, the encryption TCSM unit is invoked to perform encryption/decryption functions that utilize the hardware interface of the TMC to access that processor's resources, including a plurality of high-performance internal busses that faciliate overlapping of operations. For instance, the encryption TCSM unit can simultaneously load an encryption key while storing a previous encryption result. Overlapping of operations improves encryption throughput by further reducing latency typically associated with a conventional encryption hardware module attached to a processor's external bus.

An instruction decoder (not shown) of the TMC issues instructions, including native encryption opcodes, directly to the encryption TCSM unit to thereby substantially reduce encryption setup latency. These native encryption opcodes are provided within the TMC's instruction set and constitute the software portion of the interface that enables selective access to the encryption unit. Although it is possible to extend existing instruction sets to include similar encryption opcodes, the resulting instruction set may not achieve "seamless integration" and, as a consequence, additional latency may be introduced.

Fig. 9 is an example of an illustrative program code segment 900 of instructions, including novel native encryption opcodes, in accordance with the invention. The encryption TCSM 800 is initialized by a first instruction 910 XDES ENCRYPT to define the form of operation (encryption or decryption) to be performed. In particular, the ID stage 720 decodes XDES ENCRYPT to a first portion (XDES) that initializes the DES function 810 of the TCSM 800 and a second portion (ENCRYPT) that initializes the sub-key generation function 820 of that unit. Decode of the ENCRYPT instruction portion initializes the sub-key generation component so that when a new initial key is loaded, it is assumed that it is for purposes of encryption.

15

20

25

A second instruction 920 is retrieved by the IF stage 710 to load an initial key. This instruction comprises, *inter alia*, a 32-bit primary opcode field 922 and a 10-bit micro-opcode field 924, the latter of which contains three (3) micro-opcodes. The primary opcode field 922 contains a primary opcode MOR along with various operands, while the portion of the micro-opcode field 924 directed to encryption contains a 3-bit micro-opcode INIT KEY. The micro-opcode INIT KEY and the primary opcode MOR compliment one another such that the micro-opcode shares the operand decode from the primary opcode portion of the instruction.

The primary opcode MOR is decoded such that M denotes the ALU associated with the M-unit and OR denotes the logical operation performed by that ALU. This primary opcode also defines the formats of its operands, which include a source operand (r0) that specifies an input (A) to the ALU, a destination operand (r0) that specifies an output for storing the result of the logical operation, and a displacement operand that specifies a displacement into the local memory for retrieving the initial key. The displacement operand essentially specifies a constant (KEY) and a displacement register (r0) such that the displacement into the memory is manifested as a constant plus a base register. Note that the context memory 540 and local memory 550 are organized such that the base register r0 can be used to access those memories, thereby saving an internal register.

Execution of the second instruction 920 results in local memory 550 being accessed at the displacement operand value to retrieve a key stored in the memory. The key is then transferred over the local bus 525 and loaded into ISR1B 724, while the contents of r0 are loaded into ISR1A 722. The primary opcode causes a logical OR operation between the contents of the two loaded registers at the ALU 732; the result is stored at the destination operand r0 and is effectively discarded. Meanwhile, execution of the micro-op INIT KEY, which is directed to Step 1 (sub-key generation) of the DES function, moves the key from memory 550 into the sub-key function 820 of the encryption TCSM unit 800.

15

20

25

Specifically, decode of the operands in the ID stage 720 loads ISR1B with the key and, although the results of primary opcode execution are discarded, execution of the micro-op during the EX stage 730 specifies further loading of that key operand data (ISR1B) into the encryption TCSM. In particular, the INIT KEY micro-op specifies that the data be loaded from a register 802 of the encryption TCSM 800 to the sub-key generation hardware component 820. Accordingly, the initial key is loaded into an internal register 822 retrieved from memory. This completes set-up of the initial key portion of the DES function.

A third instruction 930 is then retrieved by the IF stage to load the "plaintext" data and start the DES function. In the illustrative embodiment, the plaintext is packet data stored in context memory 540. Note that this third instruction is similar to the second instruction with the exception of the micro-op field contents. That is, the primary opcode is a MOR opcode, the source and destination operands are r0, and the displacement operand comprises a constant (PLAIN) along with the base register r0. Here, the PLAIN(r0) displacement operand defines an offset into the context memory for locating plaintext packet data, whereas KEY(r0) defines an offset into the local memory for locating the initial key.

Notably, the micro-opcode for this third instruction is DES. In accordance with instruction execution, plaintext packet data is fetched from context memory 540 in response to the MOR opcode and loaded into ISR1B 724 during the ID stage 720 and, similar to the previous instruction, the result of the primary opcode execution during the EX stage 730 is not used. Therefore, the primary focus is again on the micro-op field and, in particular, operation of the DES micro-op during the EX stage. The micro-op DES specifies loading of the ISR1B contents into the DES hardware component 810 of the encryption TCSM unit 800.

The DES and sub-key functions of the encryption TCSM unit are preferably embodied as state machines that cooperate in parallel to generate a sub-key per DES round "on the fly". The DES micro-operation initiates the DES state machine to perform op-

20

25

erations on the plaintext according to the DES standard, including the initial permutation (Step 2) followed by 16 cycles of DES function processing (Steps 3-5 iteratively) to the eventual final permutation (Step 6) that produces ciphertext. As each DES round advances, the DES state machine hardware sends an advance signal over line 832 to the sub-key state machine hardware 820, which responds by providing a sub-key over line 834 to the DES state machine 810.

After 16 cycles, the ciphertext results of a single DES function are then stored in an internal register 842 coupled to an output of the DES hardware unit 810 in accordance with an internal access register (IAR) operation 940. Note that prior to the 16 cycles, the register 842 stores intermediate results. The IAR operation is used because all internal TCSM registers are mapped to the internal register address space of the TMC processor. The IAR instruction 940 is of the format SPR, IAR, DES_RESULT, wherein SPR denotes a set pointer register, IAR denotes an internal address register or pointer register that is directly accessed and DES_RESULT is a constant.

Thereafter, another instruction 950 having a MOR primary opcode is executed to write the contents of the selected internal register to a destination specified by operand CIPHER(r0), which specifies an index into context memory. The placement of the ciphertext results in context memory would generally overwrite the location of the original plaintext packet data since there is no longer any use for that original data. The instruction 950 includes a micro-opcode TR which is a transform register micro-operation used to access the internal registers.

Specifically, a result multiplexer 742 having inputs from the ALU 732 and encryption TCSM is enabled by the instruction 950 to select the results from one of the registers in these units and load those results into the ISR2 register 744. The TR microop, in conjunction with specific bits of the IAR register, are used to essentially control this multiplexer. In the illustrative embodiment, there are a maximum of eight TCSM units, each having an internal register; accordingly, only three bits of the IAR register are needed to access each of these registers.

15

20

25

Fig. 10 is a schematic diagram of the TMC internal register space 1000 which may be accessed through the use of an IAR register 1050. There are illustratively 256 entries in the register space, each having a 32-bit value. Therefore, the IAR register 1050 functions as an 8-bit pointer to this internal register space. The upper half of the register space is used for TCSM units and the 8-bit IAR pointer is directed to an entry in this space. Specifically, the MSB 1052 of the IAR is set to point to the TCSM half of the internal register space, whereas the lower bits 1056 of the IAR 1050 specify a particular register of a TCSM; accordingly each TCSM may have up to 16 internal registers. The remaining 3-bit field 1054 specifies a particular TCSM; these bits are provided to the multiplexer 742 for selecting an internal register containing the result of a TCSM unit 734.

Therefore, the TR micro instruction and the IAR bits select the internal register of the encryption TCSM (instead of the ALU internal register) whose ciphertext contents are loaded into the ISR2 register 744. During the MW stage 740, the ciphertext is transferred to context memory at a location specified by the displacement operand CIPHER. This completes a single DES operation for 64 bits of plaintext data; the more common triple DES function requires iterating through the DES function steps two additional times using (one or) two different keys, i.e., KEY1, KEY2 and, if necessary, KEY3 for each iteration.

The previous description of the TMC processor execution has been directed to a single processor complex element (PE) of the processing engine. In the illustrative embodiment, the PEs are arrayed into multiple columns and rows, and execution of the DES function may be pipelined across the PE columns. For example, a first column may perform the sub-key generation function, while a second column performs a first DES function round with the third and fourth columns performing second and third DES function rounds required for triple DES encryption. As the first DES round transforms the plaintext into ciphertext, the data mover circuits forward the ciphertext results from the context memories of the second column PEs to the context memories of the third column PEs.

The third column PEs then execute their DES function rounds on the ciphertext data as

20

25

though it were plaintext data, with the result being "double" DES encryption. The data mover circuits then forward these ciphertext data results to the context memories of the fourth column PEs, where the data are transformed into triple DES encrypted ciphertext.

The instruction code described herein may be loaded into the IRAM 520 of each processor complex element. The limiting factor to this implementation is the ability to retrieve keys from the memory and load them into the encryption TCSM unit. It should be noted that once retrieved from memory, the packet data does not traverse the local bus again until it is converted to ciphertext; this is because the data moves from column to column within the processing engine via the data mover circuits, thereby substantially improving memory bandwidth.

In summary, the inventive mechanism provides speed-up enhancements for the entire data encryption/decryption function. The encryption mechanism eliminates at least two complete local bus transfers of a conventional encryption approach wherein each transfer comprises four 64-bit transfers along with latencies associated with traversing the external interface circuitry. Use of the specialized encryption TCSM unit obviates the physical limitation associated with pin counts of a hardware module coupled to the bus. The inventive mechanism substantially increases throughput of the memory subsystem by eliminating the shared memory bandwidth capability of the external interface between the local bus and a conventional DES module. Moreover, CPU notification of data encryption/decryption completion (interrupt-driven or polling) is eliminated by the invention, thereby reducing latencies and bandwidth associated with such notification.

While there has been shown and described an illustrative embodiment for tightly-coupling hardware data encryption functions with software-based protocol decode processing within a pipelined processor of a programmable processing engine, it is to be understood that various other adaptations and modifications may be made within the spirit and scope of the invention. For example, in an alternate embodiment of the invention, a further optimization for pipelining the DES function is provided. Referring again to the instruction code segment of Fig. 9, another instruction 960 may be substituted for the in-

10

15

20

struction 950 to enable simultaneous reading and loading of data in the encryption TCSM unit 800. In the presence of the DES micro-op, the contents of the result bus are results of the last DES operation. The instruction 950 is directed to performance of a single DES function and then storage of the result. If it is desired to encrypt a stream of data, the instruction 960 may be substituted for the instruction 950.

The instruction 960 has a primary opcode MOR, an indirect displacement destination operand (r1) which has to be loaded, a displacement operand of PLAIN1 (r0) and a micro-op DES. PLAIN1(r0) is a displacement source operand used to reference a next session (i.e., the next 64-bit block) of plaintext for encryption. This allows simultaneous loading and reading of plaintext data. Essentially, the source operand data is loaded into the ISR1B register as two operations that occur during the EX stage: reinitialization of the encryption TCSM for a current operation on the plaintext data while reading the result of the previous DES operation and moving that result to memory. Notably, this optimization can save execution of otherwise two instructions.

The foregoing description has been directed to specific embodiments of this invention. It will be apparent, however, that other variations and modifications may be made to the described embodiments, with the attainment of some or all of their advantages. Therefore, it is the object of the appended claims to cover all such variations and modifications as come within the true spirit and scope of the invention.

What is claimed is:

CLAIMS

- 1. Apparatus for tightly-coupling hardware data encryption functions with software-
- based protocol decode processing within a pipelined processor of a programmable proc-
- essing engine in a network switch, the apparatus comprising:
- an encryption execution unit contained within the pipelined processor; and
- a software and hardware interface that enables the encryption execution unit to
- 6 efficiently cooperate with resources of the pipelined processor.
- 2. The apparatus of Claim 1 wherein the encryption execution unit is an encryption
- tightly coupled state machine (TCSM) unit that is selectively invoked within the pipe-
- 3 lined processor.
- 3. The apparatus of Claim 2 wherein a software portion of the interface comprises native
- encryption opcodes provided within an instruction set of the pipelined processor to enable
- 3 selective access to the encryption TCSM unit.
- 4. The apparatus of Claim 3 wherein the resources include a plurality of busses internal
- to the pipelined processor and wherein a hardware portion of the interface allows the en-
- 3 cryption TCSM unit to utilize the internal buses in response to decode processing of the
- 4 native encryption opcodes.
- 5. The apparatus of Claim 4 wherein the pipelined processor is microcontroller core
- 2 (TMC) processor having a multi-stage pipeline architecture that includes an instruction
- fetch stage, an instruction decode stage, an execution stage and a memory write-back
- 4 stage.

- 6. The apparatus of Claim 5 wherein the TMC processor further includes an arithmetic
- logic unit, at least one internal register, an instruction fetch and decode unit and the en-
- 3 cryption TCSM unit organized as a data path.
- 7. The apparatus of Claim 5 wherein the encryption TCSM unit comprises a data en-
- 2 cryption standard (DES) functional component cooperatively coupled to a sub-key gen-
- 3 eration functional component.
- 8. The apparatus of Claim 7 wherein the DES functional component comprises state ma-
- 2 chine hardware used to execute each round of a DES function.
- 9. The apparatus of Claim 7 wherein the sub-key generation functional component com-
- 2 prises state machine hardware that generates a sub-key as needed for each round of the
- 3 DES function.
- 1 10. A method for tightly-coupling hardware data encryption functions with software-
- based protocol decode processing within a pipelined processor of a programmable proc-
- 3 essing engine in a network switch, the method comprising the steps of:
- 4 providing an encryption execution unit within the pipelined processor; and
- selectively accessing the encryption execution unit through an integrated hard-
- 6 ware and software interface of the pipelined processor that allows efficient cooperation
- between the encryption execution unit and resources of the pipelined processor.
- 1 11. The method of Claim 10 wherein the integrated interface comprises native encryption
- 2 opcodes contained within an instruction set of the pipelined processor and wherein the
- step of selectively accessing comprises the step of issuing the native encryption opcodes
- 4 directly to the encryption execution unit to substantially reduce encryption setup latency.

- 1 12. The method of Claim 11 further comprising the steps of, wherein the pipelined proc-
- essor is a microcontroller core (TMC) processor having a multi-stage pipeline architec-
- ture that includes an instruction decode stage and an execution stage:
- decoding the native encryption opcodes at the instruction decode stage; and
- in response to the step of decoding, invoking the encryption execution unit to per-
- 6 form encryption/decryption functions at the execution stage.
- 1 13. The method of Claim 12 further comprising the steps of, wherein the encryp-
- tion/decryption functions are performed on plaintext stored at the network switch:
- protocol processing of protocols contained in the plaintext to determine an appro-
- 4 priate encryption algorithm;
- 5 upon determining the appropriate encryption algorithm, immediately starting an
- operation to fetch initial keys needed to perform the encryption/decryption functions; and
- ⁷ upon fetching the keys, providing the keys to the encryption execution unit within
- 8 the TMC processor.
- 14. The method of Claim 13 wherein the resources include a plurality of high-
- 2 performance busses internal to the TMC processor, and wherein the step of invoking
- 3 comprises the step of:
- accessing the internal busses through the integrated interface to simultaneously
- load an encryption key and store a previous encryption result.
- 15. The method of Claim 12 further comprising the step of, wherein the the encryption
- execution unit is an encryption tightly coupled state machine (TCSM) unit:
- initializing the encryption TCSM unit in response to execution of a first instruc-
- 4 tion that defines the form of operation to be performed.

- 16. The method of Claim 15 wherein the encryption TCSM unit comprises a data en-
- 2 cryption standard (DES) functional component cooperatively coupled to a sub-key gen-
- eration functional component and wherein the step of initializing comprises the steps of:
- decoding a first portion of the first instruction to initialize the DES functional
- 5 component; and
- decoding a second portion of the first instruction to initialize the sub-key genera-
- 7 tion functional component.
- 17. The method of Claim 16 further comprising the step of:
- executing a second instruction having a micro-opcode field containing a native
- encryption opcode that specifies loading an initial key from a memory into the sub-key
- 4 generation functional component of the encryption TCSM unit.
- 18. The method of Claim 17 further comprising the step of:
- performing a DES function on the plaintext in response to execution of a third in-
- struction having a micro-opcode field containing a native encryption code that specifies
- 4 loading of the plaintext into the DES functional component of the encryption TCSM unit
- 5 and initiating DES operations; and
- upon completing the DES operations, storing ciphertext results in an internal reg-
- 7 ister coupled to the DES functional component.
- 19. The method of Claim 18 further comprising the step of:
- executing a fourth instruction to store the ciphertext results contained in the inter-
- anal register to a location in the memory.
- 20. A programmable processing engine of a network switch comprising:
- an input header buffer;
- an output header buffer; and

- a plurality of processing complex elements symmetrically arrayed into rows and
- 5 columns that are embedded between the input header buffer and an output header buffer,
- each processing complex element comprising a microcontroller core having an encryption
- tightly coupled state machine (TCSM) unit that is selectively invoked through an inte-
- grated hardware and software interface of the microcontroller core to allow efficient co-
- 9 operation between the encryption TCSM unit and data path resources of the microcontrol-
- ler core.

ABSTRACT OF THE DISCLOSURE

An encryption mechanism tightly-couples hardware data encryption functions with software-based protocol decode processing within a pipelined processor of a programmable processing engine. Tight-coupling is achieved by a micro-architecture of the pipelined processor that allows encryption functions to be accessed as a novel encryption execution unit of the processor. Such coupling substantially reduces the latency associated with conventional hardware/software interfaces.




FIG. 1 PRIOR ART

<u>B</u>

* **




FIG. 2

ř





FIG. 3



ķ




FIG. 5





FIG. 10

SPECIFIC TCSM



16. 7

· 1-: 152 30

Company of the Compan

INITIALIZE:

910 - XDES ENCRYPT

LOAD INITIAL KEY:

920 - MOR rØ, rØ, KEY(rØ)	INIT KEY
922	924

LOAD PLAINTEXT AND START DES:

930 ~ MOR rØ, rØ, PLAIN(rØ)	DES
(SINGLE DES FUNCTION)	

LOAD CIPHERTEXT:

910 ~ SPR, IAR, DES-RESULT

WRITE CIPHERTEXT:

950 ~	MOR	CIPHER(nØ), nØ, nØ	,	TR
960 ~	MOR	(rl), rØ, PLAINI(rØ)		DES

FIG. 9

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below-named inventor, I hereby declare that:

My residence, post-office address, and citizenship are as stated below next to my name.

I believe I am an original, first, and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled TIGHTLY COUPLED SOFTWARE PROTOCOL DECODE WITH HARDWARE DATA ENCRYPTION, the specification of which is attached hereto and identified by Cesari and McKenna File No. 112025-0112.

I hereby state that I have reviewed and understand the contents of the above-identified application specification, including the claims, as amended by any amendment specifically referred to herein.

I acknowledge the duty to disclose all information known to me that is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code §119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate filed by me on the same subject matter having a filing date before that of the application on which priority is claimed: None.

I hereby claim the benefit under Title 35, United States Code §119(e) of the following U.S. provisional application: <u>None</u>.

I hereby claim the benefit under Title 35, United States Code §120, of the United States Application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United State Code, §112, I acknowledge the duty to disclose all information that is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56, and which became available to me between the filing date of the prior application and the national or PCT international filing date of this application: None.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both under Section 1001 of

Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint Michael E. Attaya, Reg. No. 31,731; Charles J. Barbas, Reg. No. 32,959; Joseph H. Born, Reg. No. 28,283; Robert A. Cesari, Reg. No. 18,381; Steven J. Frank, Reg. No. 33,497; Christopher K. Gagne, Reg. No. 36,142; A. Sidney Johnston, Reg. No. 29,548; William A. Loginov, Reg. No. 34,863; Robert A. Mazzarese, Reg. No. 42,852; John F. McKenna, Reg. No. 20,912; Martin J. O'Donnell, Reg. No. 24,204; Thomas C. O'Konski, Reg. No. 26,320; Michael R. Reinemann, Reg. No. 38,280; Rita M. Rooney, Reg. No. 30,585; and Patricia A. Sheehan, Reg. No. 32,301, Cesari and McKenna, LLP, 30 Rowes Wharf, Boston, Mass. 02110, jointly, and each of them severally, my attorneys and attorney, with full power of substitution, delegation and revocation, to prosecute this application, to make alterations and amendments therein, to receive the patent and to transact all business in the Patent and Trademark Office connected therewith. Please direct all telephone calls to Charles J. Barbas at (617) 951-2500. Please address all correspondence to Charles J. Barbas.

Darren Kerr

Date

Residence:

853 Forest Ave.

Palo Alto, CA 94301

Citizenship

United States of America

Post Office Address:

Same as above

John William Marshall

Date

Residence:

116 Lake Hollow Circle

Cary, North Carolina 27513

Citizenship

United States of America

Post Office Address:

Same as above